Deep Submicron Switching Current Modeling for CMOS Logic Output Transition Time Determination

Abstract : Non zero signal rise and fall times contribute significantly to CMOS gate performances such as propagation delay or short circuit power dissipation. We present a closed form expression to model output rise and fall times in deep submicron CMOS structures. The model is first developed for inverters considering fast and slow input ramp conditions. It is then extended to gates through a reduction procedure considering the maximum current available in the serial transistor array. Validation of this modeling is obtained by comparing calculated gate output transition time to simulated ones (HSPICE level and foundry card model on 0.18µm process)
Complete list of metadatas

Cited literature [15 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00244010
Contributor : Nadine Azemard <>
Submitted on : Wednesday, September 11, 2019 - 1:50:10 PM
Last modification on : Thursday, September 12, 2019 - 9:19:06 PM

File

Deep_Submicron_Switching_Curre...
Files produced by the author(s)

Identifiers

  • HAL Id : lirmm-00244010, version 1

Collections

Citation

Philippe Maurine, Nadine Azemard, Daniel Auvergne. Deep Submicron Switching Current Modeling for CMOS Logic Output Transition Time Determination. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2001, Yverdon-Les-Bains, Switzerland. pp.5.3.1-5.3.10. ⟨lirmm-00244010⟩

Share

Metrics

Record views

83

Files downloads

1