Exploring HLS Optimizations for Efficient Stereo Matching Hardware Implementation

Karim Mohamed Abedallah Ali (1) , Rabie Ben Atitallah (1) , Nizar Fakhfakh (2) , Jean-Luc Dekeyser (3)

1 LAMIH - Laboratoire d'Automatique, de Mécanique et d'Informatique industrielles et Humaines - UMR 8201
2 Navya Technologies
3 CRIStAL - Centre de Recherche en Informatique, Signal et Automatique de Lille - UMR 9189

Nowadays, FPGA technology offers a tremendous number of logic cells on a single chip. Digital design for such huge hardware resources under time-to-market constraint urged the evolution of High Level Synthesis (HLS) tools. In this work, we will explore several HLS optimization steps in order to improve the system performance. Different design choices are obtained from our exploration such that an efficient implementation is selected based on given system constraints (resource utilization, power consumption, execution time, ...). Our exploration methodology is illustrated through a case study considering a Multi-Window Sum of Absolute Difference stereo matching algorithm. We implemented our design using Xilinx Zynq ZC706 FPGA evaluation board for gray images of size \(640\times 480\).

Mots clés: FPGA; High level synthesis; Stereo matching algorithms

Domaines: Architectures Matérielles [cs.AR]

Karim Mohamed Abedallah Ali, Rabie Ben Atitallah, Nizar Fakhfakh, Jean-Luc Dekeyser. Exploring HLS Optimizations for Efficient Stereo Matching Hardware Implementation. 13th International Symposium on Applied Reconfigurable Computing (ARC 2017), Apr 2017, Delft, Netherlands. ⟨hal-01754031⟩