A. Abdelhadi, Timing-driven variation-aware nonuniform clock mesh synthesis, Proceedings of the 20th symposium on Great lakes symposium on VLSI, GLSVLSI '10, pp.15-20, 2010.
DOI : 10.1145/1785481.1785487
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.222.8238

V. Tiwari, Reducing power in high-performance microprocessors, Proceedings of the 35th annual conference on Design automation conference , DAC '98, pp.732-737, 1998.
DOI : 10.1145/277044.277227

V. Tiwari, A 600 MHz IA-32 microprocessor with enhanced data streaming for graphics and video, IEEE International Solid-State Circuits Conference, pp.98-101, 1999.

F. Anceau, A synchronous approach for clocking VLSI systems Solid- State Circuits, IEEE Journal, vol.17, issue.1, pp.51-56, 1982.
DOI : 10.1109/jssc.1982.1051685

S. Rusu, A 45 nm 8-Core Enterprise Xeon¯ Processor, IEEE Journal of Solid-State Circuits, vol.45, issue.1, pp.7-14, 2010.
DOI : 10.1109/JSSC.2009.2034076

M. Javidan, All-digital PLL array provides reliable distributed clock for SOCs, 2011 IEEE International Symposium of Circuits and Systems (ISCAS), pp.2589-2592, 2011.
DOI : 10.1109/ISCAS.2011.5938134
URL : https://hal.archives-ouvertes.fr/hal-00655799

G. A. Pratt, Distributed synchronous clocking, IEEE Transactions on Parallel and Distributed Systems, vol.6, issue.3, pp.314-328, 1995.
DOI : 10.1109/71.372779

V. Gutnik and A. P. Chandrakasan, Active GHz clock network using distributed PLLs, IEEE JSCC, vol.35, issue.11, pp.1553-1560, 2000.
DOI : 10.1109/4.881199
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.59.434

E. Zianbetov, All-digital PLL array provides reliable distributed clock for SOCs, IEEE international ISCAS conf, pp.2589-2593, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00655799

J. A. Thierno, A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI, IEEE Journal of Solid-State Circuits, vol.43, issue.1, 2008.
DOI : 10.1109/JSSC.2007.910966

A. Korniienko, Control law synthesis for distributed multi-agent systems: Application to active clock distribution networks, Proceedings of the 2011 American Control Conference, 2010.
DOI : 10.1109/ACC.2011.5991295
URL : https://hal.archives-ouvertes.fr/hal-01181176

J. M. Akre, J. Juillard, D. Galayko, and E. Colinet, Synchronization analysis of networks of self-sampled all-digital phase-locked loops Circuits and Systems I, IEEE Trans. on, vol.59, issue.4, pp.708-720, 2012.

E. Zianbetov, D. Galayko, F. Anceau, M. Javidan, C. Shan et al., Distributed clock generator for synchronous SoC using ADPLL network, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, pp.1-4
DOI : 10.1109/CICC.2013.6658437
URL : https://hal.archives-ouvertes.fr/hal-01053768

C. Shan, D. Galayko, and F. Anceau, On-chip clock error characterization for clock distribution system, 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp.102-108, 2013.
DOI : 10.1109/ISVLSI.2013.6654630
URL : https://hal.archives-ouvertes.fr/hal-01053759

C. Shan, E. Zianbetov, W. Yu, F. Anceau, O. Billoint et al., FPGA prototyping of large reconfigurable ADPLL network for distributed clock generation, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp.1-6, 2013.
DOI : 10.1109/ReConFig.2013.6732295
URL : https://hal.archives-ouvertes.fr/hal-01053762

C. Shan, F. Anceau, D. Galayko, and E. Zianbetov, “Swimming pool”-like distributed architecture for clock generation in large many-core SoC, 2014 IEEE International Symposium on Circuits and Systems (ISCAS), p.2014
DOI : 10.1109/ISCAS.2014.6865747

G. Nikishkov and Y. Nishidate, Water Surface Animation using Damped Wave Equation and CUDA Acceleration, pp.1-7