All-digital PLL array provides reliable distributed clock for SOCs

Abstract : This brief addresses the problem of clock generation and distribution in globally synchronous locally synchronous chips. A novel architecture of clock generation based on network of coupled all-digital PLLs is proposed. Solutions are proposed to overcome the issues of stability and undesirable synchronized modes (modelocks) of high-order bidirectional PLL networks. The VLSI implementation of the network is discussed in CMOS65 nm technology and the simulation results prove the reliability of the global synchronization by the proposed method.
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-00655799
Contributor : Gérard Scorletti <>
Submitted on : Monday, January 2, 2012 - 2:55:24 PM
Last modification on : Wednesday, May 15, 2019 - 3:45:42 AM

Identifiers

Citation

Mohammad Javidan, Eldar Zianbetov, François Anceau, Dimitri Galayko, Anton Korniienko, et al.. All-digital PLL array provides reliable distributed clock for SOCs. 2011 IEEE International Symposium of Circuits and Systems (ISCAS), May 2011, Rio de Janeiro, Brazil. pp.2589-2592, ⟨10.1109/ISCAS.2011.5938134⟩. ⟨hal-00655799⟩

Share

Metrics

Record views

479