Skip to Main content Skip to Navigation
Conference papers

Architecture for Highly Reliable Embedded Flash Memories

Abstract : Non-volatile embedded Flash (eFlash) memories are very popular in Systems-on-a-Chip (SoC). These memories are based on the well-known floating gate concept. While densities and quality constraints are increasing, the reliability becomes a growing up issue. For eFlash memories, endurance and retention issues are at the root of reliability losses. To improve reliability, eFlash memories designs usually use techniques such as Error Correcting Codes (ECC), Redundancy and Threshold Voltage (VT) Analysis. In this paper, an implementation of these techniques is proposed through an architecture. Thanks to eFlash specificity, the correction capacity is improved via a double correction scheme. Additionally, each time an operation is performed on a memory element, a smart reliability management tracks online errors and weak bits. When few issues in a word catch out the double error correction scheme, a refresh and repair with low redundancy process is engaged.
Complete list of metadata
Contributor : Martine Peridier Connect in order to contact the contributor
Submitted on : Wednesday, July 11, 2007 - 11:24:01 AM
Last modification on : Friday, August 5, 2022 - 10:48:18 AM




Benoît Godard, Jean-Michel Daga, Lionel Torres, Gilles Sassatelli. Architecture for Highly Reliable Embedded Flash Memories. DDECS: Design and Diagnostics of Electronic Circuits and Systems, Apr 2007, Krakow, Poland. pp.75-80, ⟨10.1109/DDECS.2007.4295257⟩. ⟨lirmm-00161636⟩



Record views