Skip to Main content Skip to Navigation

Combined Scheduling and Instruction Selection for Processors with Reconfigurable Cell Fabric

Abstract : The paper presents a new method, based on constraint programming, for modeling and solving scheduling and instruction selection for processors extended with functionally reconfigurable cell fabric. Our method models parallel reconfigurable architecture, selection of application specific computational patterns and application scheduling. It takes also into account architectural constraints. The method provides efficient design space exploration that selects existing processor instructions and new instructions implementing computational patterns on a reconfigurable cell fabric. All instructions are scheduled enabling parallel instruction execution. Our method can be used directly for VLIW architectures by relaxing constraints concerning cell-processor data transfers. MediaBench and MiBench benchmarks has been used for evaluation and we obtained optimal results in many cases.
Document type :
Conference papers
Complete list of metadatas

https://hal.inria.fr/inria-00480680
Contributor : François Charot <>
Submitted on : Tuesday, May 4, 2010 - 5:05:59 PM
Last modification on : Friday, March 6, 2020 - 1:37:34 AM

Identifiers

  • HAL Id : inria-00480680, version 1

Citation

Antoine Floch, Christophe Wolinski, Krzysztof Kuchcinski. Combined Scheduling and Instruction Selection for Processors with Reconfigurable Cell Fabric. 21th IEEE International Conference on Application-specific Systems, Architectures and Processors, (ASAP 2010), IEEE, Jul 2010, Rennes, France. ⟨inria-00480680⟩

Share

Metrics

Record views

346