Modeling and Verifying Uncertainty-Aware Timing Behaviors using Parametric Logical Time Constraint

Abstract : The Clock Constraint Specification Language (CCSL) is a logical time based modeling language to formalize timing behaviors of real-time and embedded systems. However, it cannot capture timing behaviors that contain uncertainties, e.g., uncertainty in execution time and period. This limits the application of the language to real-world systems, as uncertainty often exists in practice due to both internal and external factors. To capture uncertainties in timing behaviors, in this paper we extend CCSL by introducing parameters into constraints. We then propose an approach to transform parametric CCSL constraints into SMT formulas for efficient verification. We apply our approach to an industrial case which is proposed as the FMTV (Formal Methods for Timing Verification) Challenge in 2015, which shows that timing behaviors with uncertainties can be effectively modeled and verified using the parametric CCSL.
Document type :
Conference papers
Complete list of metadatas

Cited literature [16 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-02429533
Contributor : Frédéric Mallet <>
Submitted on : Monday, January 6, 2020 - 4:51:53 PM
Last modification on : Thursday, January 23, 2020 - 10:15:15 AM

File

main.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-02429533, version 1

Collections

Citation

Fei Gao, Frédéric Mallet, Min Zhang, Mingsong Chen. Modeling and Verifying Uncertainty-Aware Timing Behaviors using Parametric Logical Time Constraint. DATE 2020 - Design, Automation and Test in Europe Conference, Mar 2020, Grenoble, France. ⟨hal-02429533⟩

Share

Metrics

Record views

12

Files downloads

22