HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Journal articles

Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits -Part I

Abstract : This paper describes a systematic and scalable ElectroStatic Discharge (ESD) verification methodology embodied in a tool called ESD IP Explorer that has been specifically implemented to cover the entire design flow and to comply with custom circuit architectures. The tool identifies the ESD protection network of a circuit thanks to a flexible topology-aware mechanism and converts the circuit description of this network into a directed graph whose edges are provided with quasistatic electrical behaviors inferred from machine learning techniques detailed in a companion paper Viale2020. A graph-based analysis establishes a risk rating cartography for all top-level pad-to-pad discharge combinations. The circuit reviewer, a chip designer or an ESD expert, can therefore assess the ESD performances of the ESD network under study and easily investigate potential ESD design weaknesses.
Document type :
Journal articles
Complete list of metadata

https://hal.archives-ouvertes.fr/hal-02424335
Contributor : Publications Ampère Connect in order to contact the contributor
Submitted on : Friday, December 27, 2019 - 10:39:21 AM
Last modification on : Monday, September 13, 2021 - 2:44:04 PM

Identifiers

Citation

Benjamin Viale, Bruno Allard. Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits -Part I. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE, 2019, pp.1-1. ⟨10.1109/TCAD.2019.2962120⟩. ⟨hal-02424335⟩

Share

Metrics

Record views

16