Skip to Main content Skip to Navigation
Conference papers

Advanced Hardware Architectures for Turbo Code Decoding Beyond 100 Gb/s

Abstract : In this paper, we present two new hardware archi-tectures for Turbo Code decoding that combine functional, spatial and iteration parallelism. Our first architecture is the first fully pipelined iteration unrolled architecture that supports multiple frame sizes. This frame flexibility is achieved by providing a set of interleavers designed to achieve a hardware implementation with a reduced routing overhead. The second architecture efficiently utilizes the dynamics of the error rate distribution for different decoding iterations and is comprised of two stages. First, a fully pipelined iteration unrolled decoder stage applied for a predetermined number of iterations and a second stage with an iterative afterburner-decoder activated only for frames not successfully decoded by the first stage. We give post place & route results for implementations of both architectures for a maximum frame size of K = 128 and demonstrate a throughput of 102.4 Gb/s in 28 nm FDSOI technology. With an area efficiency of 6.19 and 7.15 Gb/s/mm 2 our implementations clearly outperform state of the art.
Complete list of metadata

Cited literature [23 references]  Display  Hide  Download
Contributor : Charbel Abdel Nour <>
Submitted on : Friday, October 18, 2019 - 11:26:10 AM
Last modification on : Wednesday, July 21, 2021 - 7:42:01 AM
Long-term archiving on: : Sunday, January 19, 2020 - 2:16:21 PM


Files produced by the author(s)



Stefan Weithoffer, Oliver Griebel, Rami Klaimi, Charbel Abdel Nour, Norbert Wehn. Advanced Hardware Architectures for Turbo Code Decoding Beyond 100 Gb/s. WCNC 2020 : IEEE Wireless Communications and Networking Conference, May 2020, Seoul, South Korea. ⟨10.1109/WCNC45663.2020.9120779⟩. ⟨hal-02319732⟩



Record views


Files downloads