HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

RISC-V design using Free Open Source Software

Abstract : This tutorial aims to build a RISC-V processor using only free VLSI CAD tools with a symbolic technology approach (a refined Mead-Conway method as formerly used by MOSIS). The toolchain is currently organized as follow: A design description in VHDL language. Simulation with GHDL. Logical synthesis with Yosys. We use a frontend to convert VHDL into Verilog (from Alliance). Physical design (place & route) using Coriolis. DRC & LVS using Alliance. Timing analysis with Tas & Yagle. Symbolic to real translation (Alliance). Our first objective is to design a RISC-V for AMS 350nm node. The choice of symbolic technology is mainly made for three reasons: Node portability: From one symbolic layout, you may target multiple technologies. Community: Symbolic layout does not contain any NDA related information. As such it can freely be published and shared. Security.:With a published layout, everybody can check that the chip send back from the foundry is exactly what it should be (no hardware trojan).
Complete list of metadata

Contributor : Marie-Minerve Louerat Connect in order to contact the contributor
Submitted on : Tuesday, October 15, 2019 - 3:01:17 PM
Last modification on : Tuesday, January 4, 2022 - 6:25:25 AM


  • HAL Id : hal-02316711, version 1


Jean-Paul Chaput, Marie-Minerve Louërat, Roselyne Chotin-Avot, Adrian Satin. RISC-V design using Free Open Source Software. the RISC-V Week, Oct 2019, Paris, France. ⟨hal-02316711⟩



Record views


Files downloads