J. Backus, Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs, Com. ACM, vol.21, issue.8, 2007.

J. Barr, EC2 F1 Instances with FPGAs -Now Generally Available, 2017.

K. Compton, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys, vol.34, issue.2, 2002.

. Intel, . Intel, . Sdk, and . Opencl,

R. Nane, A survey and evaluation of FPGA high-level synthesis tools, Trans. on CAD of Int. Circ.s and Sys, vol.35, issue.10, 2016.

F. Palumbo, Power-Awareness in Coarse-Grained Reconfigurable Multi-Functional Architectures: a Dataflow Based Strategy, JSPS, 2017.

M. Pelcat, Design productivity of a high level synthesis compiler versus HDL, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01358210

E. Raffin,

, Scheduling, binding and routing system for a run-time reconfigurable operator based multimedia architecture, 2010.

C. Sau, Automated design flow for coarse-grained reconfigurable platforms: an RVC-CAL multi-standard decoder use-case, 2014.

C. Sau, Reconfigurable coprocessors synthesis in the MPEG-RVC domain, 2015.

C. Sau, Challenging the Best HEVC Fractional Pixel FPGA Interpolators With Reconfigurable and Multifrequency Approximate Computing, Embedded Systems Letters, vol.9, issue.3, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01667826

J. Sérot, CAPH: a language for implementing stream-processing applications on FPGAs, Embedded Systems Design with FPGAs, 2013.

N. Siret, A codesign synthesis from an MPEG-4 decoder dataflow description, ISCAS, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00560031

, Synflow. Synflow studio

N. S. Voros, MORPHEUS: A heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems, Trans. Embedded Comput. Syst, vol.12, issue.3, 2013.

M. Wijtvliet, Coarse grained reconfigurable architectures in the past 25 years: Overview and classification, 2016.

. X. Xilinx and H. Vivado,