A codesign synthesis from an MPEG-4 decoder dataflow description - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2010

A codesign synthesis from an MPEG-4 decoder dataflow description

Résumé

The elaboration of new and innovative systems such as MPSoC (Multiprocessor System on Chip) which are made up of multiple processors, memories and IPs lies on the designers to achieve a complex codesign work. Specific tools and methods are needed to cope with the increasing complexity of both algorithms and platforms. Our approach to design such systems is based on the usage of a high level of abstraction language called RVC CAL. This language is dataflow oriented and thus points out the concurrency and parallelism of algorithms. Moreover CAL is supported by the OpenDF simulator and by two code generators called CAL2C (software generator) and CAL2HDL (hardware generator). The MPEG expert group has recently elaborated the Reconfigurable Video Coding (RVC) standard which defines the RVC CAL language as reference for MPEG video decoder descriptions. This paper introduces the opportunities to design an innovative system involving hardware and software IPs, embedded processors and memories from a CAL model. Practical results on a FPGA are provided with a codesign solution of an MPEG4 Simple Profile (SP).
Fichier principal
Vignette du fichier
MPEG4_codesign_IEEE_accepted.pdf (421.62 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-00560031 , version 1 (27-01-2011)

Identifiants

Citer

Nicolas Siret, I. Sabry, Jean François Nezan, Mickaël Raulet. A codesign synthesis from an MPEG-4 decoder dataflow description. Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on, May 2010, Paris, France. pp.1995 -1998, ⟨10.1109/ISCAS.2010.5537107⟩. ⟨hal-00560031⟩
211 Consultations
227 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More