A path analysis based partitioning for time constrained embedded systems

Abstract : The HW/SW partitioning problem addressed in this paper is one of the key steps in the co-design flow of heterogeneous embedded systems. Generally the aim is to provide solutions that respect timing constraints and minimize an objective function such as the total area and/or the power consumption. Minimizing the hardware area conflicts with reducing execution time. Therefore, we introduce an heuristic for synthesizing heterogeneous systems that uses a global metric to guide the mapping of tasks according to the reusability of components and the time margin induced by timing constraints.
Document type :
Conference papers
Liste complète des métadonnées

Contributor : Sophie Gaffé-Clément <>
Submitted on : Monday, December 3, 2018 - 5:33:08 PM
Last modification on : Thursday, December 6, 2018 - 10:56:33 PM


  • HAL Id : hal-01943417, version 1

Données associées



Luc Bianco, Michel Auguin, Gogniat Guy, Alain Pegatoquet. A path analysis based partitioning for time constrained embedded systems. IEEE. Int. Conference on Signal Processing Applications and Technology (ICSPAT, Mar 1998, Seattle, United States. IEEE, pp.85-89, 1998, 〈https://ieeexplore.ieee.org/document/666242〉. 〈hal-01943417〉



Record views