A Third-Order Current-Mode Continuous-Time Sigma-Delta Modulator

Abstract : In this paper, the design procedure for a third-order continuous-time /spl Sigma//spl Delta/ modulator with RZ feedback is described. The circuit is realized using continuous-time current-mode integrators and DACs with switched-current sources. A design method to find the minimum biasing current required to achieve the desired dynamic range is presented. With a sampling frequency of 25.6 MHz, the circuit is expected to achieve 84 dB of dynamic range for a 100 kHz bandwidth input signal. The circuit operates from a power supply of 1.7 V and consumes 7.4 mW in a 0.35 /spl mu/m CMOS process.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01574093
Contributor : Lip6 Publications <>
Submitted on : Friday, August 11, 2017 - 3:33:38 PM
Last modification on : Thursday, March 21, 2019 - 1:00:48 PM

Identifiers

Citation

Hassan Aboushady, Mohamed Dessouky, Elizabeth de Lira Mendes, Patrick Loumeau. A Third-Order Current-Mode Continuous-Time Sigma-Delta Modulator. IEEE International Conference on Electronic Circuits and Systems (ICECS'99), Sep 1999, Paphos, Cyprus. pp.1697-1700, ⟨10.1109/ICECS.1999.814502⟩. ⟨hal-01574093⟩

Share

Metrics

Record views

88