A Comprehensive Compact Model for the Design of All-Spin-Logic Circuits

Qi An (1) , Sébastien Le Beux (2) , Ian O'Connor (2) , Jacques-Olivier Klein (1) , Weisheng Zhao (3)

1 C2N - Centre de Nanosciences et de Nanotechnologies [Orsay]
2 INL - CSH - INL - Conception de Systèmes Hétérogènes
3 BUAA - Beihang University

By relying on pure spin transmission and low-frequency charge-spin conversions, All Spin Logic (ASL) has the potential to replace CMOS technology, which relies only on pure charge currents. As ASL technology is gaining in maturity, compact models are needed to fill the gap between application requirements and circuit fabrication. However, defining such a model is a tedious task due to the numerous physical parameters to consider and the need for flexibility to explore design tradeoffs. In this paper, we propose an accurate, generic, scalable, and easy-to-use compact model for ASL devices. The model has been validated by comparing with experimental results, which allows investigating the impact of device characteristics such as channel length and channel width on the propagation delay. The model has been implemented in Cadence using in Verilog-A, which allows running transient simulations and comparing the implementations of 4-bit adder and multiplier circuits regarding the area, energy and delay metrics.

Mots clés: All Spin Logic; Spintronic; circuit design; compact model

Domaines: Physique Générale [physics.gen-ph]

Qi An, Sébastien Le Beux, Ian O'Connor, Jacques-Olivier Klein, Weisheng Zhao. A Comprehensive Compact Model for the Design of All-Spin-Logic Circuits. 2016. ⟨hal-01539845⟩