A 142MOPS/mW Integrated Programmable Array accelerator for Smart Visual Processing

Satyajit Das 1 Davide Rossi 2 Kevin Martin 1 Philippe Coussy 1 Luca Benini 3
1 Lab-STICC_UBS_CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : Due to increasing demand of low power computing, and diminishing returns from technology scaling, industry and academia are turning with renewed interest toward energy-efficient programmable accelerators. This paper proposes an Integrated Programmable-Array accelerator (IPA) architecture based on an innovative execution model, targeted to accelerate both data and control-flow parts of deeply embedded vision applications typical of edge-nodes of the Internet of Things (IoT). In this paper we demonstrate the performance and energy efficiency of IPA implementing a smart visual trigger application. Experimental results show that the proposed accelerator delivers 507 MOPS and 142 MOPS/mW on the target application, surpassing a low-power processor optimized for DSP applications by 6x in performance and by 10x in energy efficiency. Moreover, it surpasses performance of state of the art CGRAs only capable of implementing data-flow portion of applications by 1.6x, demonstrating the effectiveness of the proposed architecture and computational model.
Type de document :
Communication dans un congrès
IEEE International Symposium on Circuits & Systems, May 2017, Baltimore, United States. 2017 IEEE International Symposium on Circuits and Systems (ISCAS)
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01534574
Contributeur : Kevin Martin <>
Soumis le : vendredi 5 octobre 2018 - 15:45:30
Dernière modification le : vendredi 7 décembre 2018 - 01:50:23

Fichier

ISCAS17.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01534574, version 1

Citation

Satyajit Das, Davide Rossi, Kevin Martin, Philippe Coussy, Luca Benini. A 142MOPS/mW Integrated Programmable Array accelerator for Smart Visual Processing. IEEE International Symposium on Circuits & Systems, May 2017, Baltimore, United States. 2017 IEEE International Symposium on Circuits and Systems (ISCAS). 〈hal-01534574〉

Partager

Métriques

Consultations de la notice

461

Téléchargements de fichiers

3