Discrete-time modelling and experimental validation of an All-Digital PLL for clock-generating networks

Koskin Eugin Eugene (1) , Elena Blokhina (1) , Chuan Shan (2) , Eldar Zianbetov (2) , Orla Feely (1) , Dimitri Galayko (2)

1 UCD - University College Dublin [Dublin]
2 CIAN - Circuits Intégrés Numériques et Analogiques

In this paper, we derive a mathematical model of an All-Digital Phase-Locked Loop (ADPLL) employing a time-to-digital phase detector. The model we suggest represents a nonlinear discrete-time map and provides significant benefits for the simulation of a single PLL, a network of PLLs or their design. In particular, the model allows us to take into account the jitter of the reference and local clocks and other noises. The mathematical model (the map) is then compared with a behavioural model implemented in MATLAB Simulink and displays identical results. The simulation of the mathematical and behavioural models are further compared with experimental measurements of a 65nm CMOS ADPLL and show a good agreement.

Domaines: Energie électrique; Electronique; Electromagnétisme

Koskin Eugin Eugene, Elena Blokhina, Chuan Shan, Eldar Zianbetov, Orla Feely, et al.. Discrete-time modelling and experimental validation of an All-Digital PLL for clock-generating networks. New Circuits and Systems Conference (NEWCAS), 2016 14th IEEE International, IEEE-CASS, Jun 2016, Vancouver, BC, Canada. ⟨10.1109/NEWCAS.2016.7604784⟩. ⟨hal-01521744⟩