Using VCI in a on-chip system around SPIN network

Abstract : The micro network SPIN (Scalable Programmable Integrated Network) is a packet-switched system-on-chip interconnection. This technology provides a very general communication mechanism between the different virtual components connected in the system. Moreover the bandwidth increases linearly with the number of embedded processors. This paper describes the main features of the SPIN network (VCI/SPIN wrappers and routers). We also focus on parallel architecture problems such as deadlocks and memory coherency. Then we present some results about a comparison between SPIN and a bus system (PI-Bus).
Document type :
Conference papers
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01521120
Contributor : Lip6 Publications <>
Submitted on : Thursday, May 11, 2017 - 2:38:38 PM
Last modification on : Thursday, March 21, 2019 - 2:31:49 PM

Identifiers

  • HAL Id : hal-01521120, version 1

Citation

Hervé Charlery, Alain Greiner, Emmanuelle Encrenaz, Laurent Mortiez, Adrijean Andriahantenaina. Using VCI in a on-chip system around SPIN network. MIXDES Mixed Design of Integrated Circuits and Systems, Jun 2004, Szczecin, Poland. MIXDES Mixed Design of Integrated Circuits and Systems, pp.571-576. 〈hal-01521120〉

Share

Metrics

Record views

124