HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Automatic Biasing Point Extraction and Design Plan Generation for Analog IPs

Abstract : In this paper, an algorithm for automatic extraction of DC biasing point towards generation of design plans is presented. Initially, the circuit is described as a hierarchy of modules and devices inside our dedicated framework CAIRO+. Electrical information is propagated from higher level modules, to lower level ones, till reaching the device level. During navigation through the hierarchy, a dependency subgraph is generated for each device and module. Each subgraph expresses electrical dependencies by choosing among a set of predefined sizing operators. To obtain a final directed acyclic graph, existing graph directed cycles are detected and removed. The resulting graph represents the complete sizing procedure for the analog IP. The calculated biasing point is compared against operating point simulation. The algorithm is successfully applied to two analog IPs: single-ended two-stages output transconductance amplifier and differential cascode current-mode integrator.
Document type :
Conference papers
Complete list of metadata

Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Monday, December 19, 2016 - 5:30:50 PM
Last modification on : Friday, March 11, 2022 - 3:31:49 AM

Links full text



Ramy Iskander, Marie-Minerve Rosset-Louërat, Andreas Kaiser. Automatic Biasing Point Extraction and Design Plan Generation for Analog IPs. MWSCAS 2005 - 48th Midwest Symposium on Circuits and Systems, Aug 2005, Cincinnati, Ohio, United States. pp.907-910, ⟨10.1109/MWSCAS.2005.1594249⟩. ⟨hal-01419672⟩



Record views