Accurate Modeling of Fault Impact in Arithmetic Circuits

Pierre Guilloux 1 Arnaud Tisserand 1
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : Various methods have been proposed for fault detection and fault tolerance in digital integrated circuits. In the case of arithmetic circuits, the selection of an efficient method depends on several elements: type of operation, type(s) of operand(s), computation algorithms, internal representations of numbers, optimizations at architecture and circuit levels, and acceptable accuracy level (i.e. mathematical error) of the result(s) including both rounding errors and errors due to the faults. High-level mathematical models are not sufficient to capture the effect of faults in arithmetic circuits. Simulation of intensive fault scenarios in all components of the arithmetic circuit (data-path, control, gates with important fan-out such as some partial products generation in large multipliers, etc.) is widely used. But cycle accurate and bit accurate software simulations at gate level are too slow for large circuits and numerous fault scenarios. FPGA emulation is a popular method to speed-up fault simulation. In the demo, we will present an hardware-software platform dedicated to fault emulation for ASIC arithmetic circuits. The platform is based on a parallel cluster of Zynq FPGA cards and a Linux server. Various arithmetic circuits and fault models will be demonstrated in the context of digital signal and image processing.
Type de document :
Poster
DASIP: Conference on Design and Architectures for Signal and Image Processing (Demo Night), Oct 2016, Rennes, France. 2016, 〈https://ecsi.org/dasip〉
Liste complète des métadonnées

https://hal.inria.fr/hal-01404772
Contributeur : Arnaud Tisserand <>
Soumis le : mardi 29 novembre 2016 - 11:29:34
Dernière modification le : mercredi 2 août 2017 - 10:07:09
Document(s) archivé(s) le : lundi 20 mars 2017 - 21:35:31

Fichier

poster-dasip-demo-night.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01404772, version 1

Citation

Pierre Guilloux, Arnaud Tisserand. Accurate Modeling of Fault Impact in Arithmetic Circuits. DASIP: Conference on Design and Architectures for Signal and Image Processing (Demo Night), Oct 2016, Rennes, France. 2016, 〈https://ecsi.org/dasip〉. 〈hal-01404772〉

Partager

Métriques

Consultations de
la notice

262

Téléchargements du document

31