Impact of Cluster Size on Routability, Testability and Robustness of a Cluster in a Mesh FPGA

Abstract : Nowadays, modern FPGA architectures are mainlyorganized in clusters of configurable logic resources connected togetherby depopulated interconnect. However, cluster architectureorganization and size versus inter and intra-cluster interconnectarchitectures is an ongoing optimization process, as it severelyimpacts the routability, area saving, testability and the overallrobustness of a given FPGA. This paper addresses a thoroughanalysis of the cluster size impact on area and routability ofthe cluster as well as on its testability and inherent robustness. Benchmark circuits are synthesized in a range of cluster sizes(number of logic blocks per cluster) 4, 6, 8, 10 and 12 to identifythe optimum one in terms of area and routability. Then, theoverall cluster testability and its respective cost is examinedusing BIST algorithm developed for this purpose. To completethe analysis, cluster size impact on the robustness of the clusterlogic and the intra-cluster interconnect is assessed by logicalmasking ability. Results show that the cluster of size 12 offers abetter routability at relatively less test cost along with a better robustness.
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01400630
Contributor : Lucie Torella <>
Submitted on : Tuesday, November 22, 2016 - 11:37:22 AM
Last modification on : Thursday, March 21, 2019 - 2:30:33 PM

Licence


Distributed under a Creative Commons Attribution - NonCommercial 4.0 International License

Links full text

Identifiers

Citation

Saif-Ur Rehman, Adrien Blanchardon, Arwa Ben Dhia, Mounir Benabdenbi, Roselyne Chotin-Avot, et al.. Impact of Cluster Size on Routability, Testability and Robustness of a Cluster in a Mesh FPGA. IEEE Computer Society Annual Symposium on VLSI (ISVLSI'14), Jul 2014, Tampa, FL, United States. pp.553-558, ⟨10.1109/ISVLSI.2014.66⟩. ⟨hal-01400630⟩

Share

Metrics

Record views

214