Energy Consumption Analysis of Software Polar Decoders on Low Power Processors

Abstract : This paper presents a new dynamic and fully generic implementation of a Successive Cancellation (SC) decoder (multi-precision support and intra-/inter-frame strategy support). This fully generic SC decoder is used to perform comparisons of the different configurations in terms of throughput, latency and energy consumption. A special emphasis is given on the energy consumption on low power embedded processors for software defined radio (SDR) systems. A N=4096 code length, rate 1/2 software SC decoder consumes only 14 nJ per bit on an ARM Cortex-A57 core, while achieving 65 Mbps. Some design guidelines are given in order to adapt the configuration to the application context.
Complete list of metadatas

Cited literature [23 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-01363975
Contributor : Adrien Cassagne <>
Submitted on : Tuesday, November 15, 2016 - 3:36:59 PM
Last modification on : Monday, September 2, 2019 - 12:00:05 PM
Long-term archiving on : Tuesday, March 14, 2017 - 2:29:03 PM

File

article.pdf
Files produced by the author(s)

Identifiers

Citation

Adrien Cassagne, Olivier Aumage, Camille Leroux, Denis Barthou, Bertrand Le Gal. Energy Consumption Analysis of Software Polar Decoders on Low Power Processors. The 24nd European Signal Processing Conference (EUSIPCO 2016), Aug 2016, Budapest, Hungary. ⟨10.1109/EUSIPCO.2016.7760327⟩. ⟨hal-01363975⟩

Share

Metrics

Record views

393

Files downloads

300