HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Hierarchical Graph-Based Sizing for Analog Cells Through Reference Transistors

Abstract : In this paper, an algorithm for automatic sizing and operating point computation of hierarchical knowledge-based analog cells is presented. The algorithm assumes that an analog cell is described as a hierarchy of devices and modules inside our dedicated framework CAIRO+. Within devices, the concept of the reference transistor is elaborated. The latter is used to construct device dependency graphs for each device. Module dependency graphs are constructed by merging graphs of all children modules and devices. Inside each device, the reference transistor controls the sizing and biasing of the whole device. It propagates electrical parameters to secondary transistors. The used propagation technique ensures that all the device constraints are satisfied by construction. The algorithm was used to size and bias a two-stage single-ended OTA amplifier. It proved to be successful in DC operating point calculation in the context of hierarchical knowledge-based framework.
Document type :
Conference papers
Complete list of metadata

Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Tuesday, June 28, 2016 - 10:56:34 AM
Last modification on : Wednesday, March 23, 2022 - 3:50:34 PM



Ramy Iskander, Marie-Minerve Rosset-Louërat, Andreas Kaiser. Hierarchical Graph-Based Sizing for Analog Cells Through Reference Transistors. PRIME IEEE Conference on Ph.D. Research in MicroElectronics and Electronics Winner of the Bronze Leaf Certificate, Jun 2006, Otranto, Italy. pp.321-324, ⟨10.1109/RME.2006.1689961⟩. ⟨hal-01338246⟩



Record views