Computing Systematic Offsets in Amplifiers Using Hierarchical Graph-Based Sizing and Biasing

Abstract : A hierarchical graph-based sizing and biasing method of analog circuits has been previously developed. However, conflicts appear in dependency graphs generated by our method due to the large number of degrees of freedom in analog design. Therefore, an enhanced method is presented that automatically detects conflicts and resolves them by inserting systematic offset voltages as additional degrees of freedom into the graph. During graph evaluation, a systematic offset is evaluated as the voltage difference between conflicting nodes, which can be eliminated by transposing it to the inputs of the circuit. As an example, we have successfully applied our method to the sizing of a single-ended two-stage operational amplifier.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01306185
Contributor : Lip6 Publications <>
Submitted on : Friday, April 22, 2016 - 3:02:08 PM
Last modification on : Thursday, March 21, 2019 - 1:20:00 PM

Identifiers

Citation

Ramy Iskander, Marie-Minerve Louërat, Andreas Kaiser. Computing Systematic Offsets in Amplifiers Using Hierarchical Graph-Based Sizing and Biasing. ICM International Conference on Microelectronics, Dec 2007, Le Caire, Egypt. pp.391-394, ⟨10.1109/ICM.2007.4497736⟩. ⟨hal-01306185⟩

Share

Metrics

Record views

60