Skip to Main content Skip to Navigation
Conference papers

Simulation-Based Hierarchical Sizing and Biasing of Analog Firm IPs

Abstract : This paper presents a simulation-based hierarchical sizing and biasing tool for analog integrated circuits design. The tool allows the designer to express the sizing procedure in terms of sizing and biasing operators. These operators are technology independent, hence the documented procedure can be easily ran over different technologies. A procedure has been proposed for a single-ended two-stage operational amplifier and evaluated over 130 nm, 65 nm and 45 nm technologies. The results prove the efficiency of the proposed tool.
Document type :
Conference papers
Complete list of metadata
Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Wednesday, March 30, 2016 - 2:08:21 PM
Last modification on : Friday, January 8, 2021 - 5:32:07 PM



Farakh Javid, Ramy Iskander, Marie-Minerve Louërat. Simulation-Based Hierarchical Sizing and Biasing of Analog Firm IPs. IEEE International Behavioral Modeling and Simulation Conference (BMAS), Sep 2009, San Jose, California, United States. pp.43-48, ⟨10.1109/BMAS.2009.5338891⟩. ⟨hal-01295108⟩



Les métriques sont temporairement indisponibles