HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Analog Circuits Sizing Using the Fixed Point Iteration Algorithm with Transistor Compact Models

Abstract : This paper presents an algorithm, based on the fixed point iteration, to solve for sizes and biases using transistor compact models such as BSIM3v3, BSIM4, PSP and EKV. The proposed algorithm simplifies the implementation of sizing and biasing operators. Sizing and biasing operators were originally proposed in the hierarchical sizing and biasing methodology [1]. They allow to compute transistors sizes and biases based on transistor compact models while respecting designer’s hypothe- ses. Computed sizes and biases are accurate, and guarantee the correct electrical behavior as expected by the designer. Sizing and biasing operators interface with a Spice-like simulator, allowing possible use of all available compact models for circuit sizing and biasing over different technologies. To illustrate the effectiveness of the proposed algorithm, a folded cascode OTA was efficiently sized with a 130nm process, then was migrated to a 65nm technology. Both sizing and migration were performed in a few milliseconds.
Document type :
Conference papers
Complete list of metadata

Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Friday, February 5, 2016 - 3:47:29 PM
Last modification on : Friday, January 8, 2021 - 5:32:07 PM


  • HAL Id : hal-01270050, version 1


Farakh Javid, Ramy Iskander, François Durbin, Marie-Minerve Louërat. Analog Circuits Sizing Using the Fixed Point Iteration Algorithm with Transistor Compact Models. 19th IEEE International Mixed Design of Integrated Circuits and Systems Conference (MIXDES), May 2012, Warsaw, Poland. pp.45-50. ⟨hal-01270050⟩



Record views