Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems

Abstract : Massively Parallel Multi-Processors System-on-Chip (MP2SoC) architectures require efficient programming models and tools to deal with the massive parallelism present within the architecture. In this paper, we propose a tool which automates the generation of the System-Level Architecture Model (S-LAM) from a Unified Modeling Language-based (UML) model annotated with the Modeling and Analysis of Real-Time and Embedded Systems (MARTE) profile. The S-LAM-based description of the MP2SoC architecture is conformed to the IP-XACT standard. The integration of our generator within a co-design framework provides the specification of the whole MP2SoC system using UML and MARTE. Then, gradual refinements allow the execution of a rapid prototyping process.
Liste complète des métadonnées

Cited literature [16 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-01252511
Contributor : Maxime Pelcat <>
Submitted on : Friday, April 22, 2016 - 9:52:59 AM
Last modification on : Thursday, February 7, 2019 - 5:50:23 PM
Document(s) archivé(s) le : Saturday, July 23, 2016 - 11:10:13 AM

File

ammar_automatic_2015.pdf
Files produced by the author(s)

Identifiers

Citation

Manel Ammar, Mouna Baklouti, Maxime Pelcat, Karol Desnos, Mohamed Abid. Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems. Roger Lee. Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing 2015, 612, Springer, pp.195-211, 2016, Studies in Computational Intelligence, 978-3-319-23509-7. ⟨10.1007/978-3-319-23509-7_14⟩. ⟨hal-01252511⟩

Share

Metrics

Record views

471

Files downloads

179