Skip to Main content Skip to Navigation
Journal articles

The Barrier-Lock Clock: A Scalable Synchronisation-oriented Logical Clock

Abstract : In this article, we introduce a new logical clock, the barrier-lock clock, whose conception is based on the lazy release consistency memory model (LRC) supported by several distributed shared memory (DSM) systems. Since in the LRC, the propagation of shared memory updates performed by the processes of a parallel application is induced by lock and barrier operations, our logical clock has been modeled on those operations. Each barrier-lock times-tamp encodes the synchronization operation with which it is associated. Its size is not dependent on the number of processes of the system, as the traditional logical vector clocks, but it is proportional to the number of locks. The barrier-lock time characterizes the causality of shared memory updates performed by processes of a parallel application running on a LRC-based DSM system. A formal proof and experimental tests have confirmed such property.
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01198738
Contributor : Lip6 Publications <>
Submitted on : Monday, September 14, 2015 - 12:00:12 PM
Last modification on : Thursday, March 21, 2019 - 1:11:02 PM

Links full text

Identifiers

Citation

Luciana Arantes, Denis Poitrenaud, Pierre Sens, Bertil Folliot. The Barrier-Lock Clock: A Scalable Synchronisation-oriented Logical Clock. Parallel Processing Letters, World Scientific Publishing, 2001, 11 (1), pp.65-76. ⟨10.1142/S0129626401000439⟩. ⟨hal-01198738⟩

Share

Metrics

Record views

195