Performances Comparison between Multilevel Hierarchical and Mesh FPGA Interconnects

Abstract : This paper evaluates a new multilevel hierarchical FPGA (MFPGA). The specific architecture includes two unidirectional programmable networks: a downward network based on the Butterfly-Fat-Tree topology; and a special upward network. New tools are developed to place and route several benchmark circuits on this architecture. Comparison with the traditional symmetric Manhattan mesh architecture shows that MFPGA can implement circuits with a smaller area and better speed.
Document type :
Journal articles
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01195976
Contributor : Lip6 Publications <>
Submitted on : Tuesday, September 8, 2015 - 5:55:40 PM
Last modification on : Thursday, March 21, 2019 - 1:10:45 PM

Identifiers

Citation

Zied Marrakchi, Hayder Mrabet, Christian Masson, Habib Mehrez. Performances Comparison between Multilevel Hierarchical and Mesh FPGA Interconnects. International Journal of Electronics, Taylor & Francis, 2008, 95 (3), pp.275-289. ⟨10.1080/00207210701828069⟩. ⟨hal-01195976⟩

Share

Metrics

Record views

145