A Dynamically Reconfigurable RF NoC for Many-Core

Abstract : With the growing number of cores on chips, conventional electrical interconnects reach scalability limits, leading the way for alternatives like Radio Frequency (RF), optical and 3D. Due to the variability of applications, communication needs change over time and across regions of the chip. To address these issues, a dynamically reconfigurable Network on Chip (NoC) is proposed. It uses RF and Orthogonal Frequency Division Multiple Access (OFDMA) to create communication channels whose allocation allows dynamic recon-figuration. We describe the NoC architecture and the distributed mechanism of dynamic allocation. We study the feasibility of the NoC based on state of the art components and analyze its performances. Static analysis shows that, for point to point communications, its latency is comparable with a 256-node electrical mesh and becomes lower for wider networks. A major feature of this architecture is its broadcast capacity. The RF NoC becomes faster with 32 nodes, achieving a ×3 speedup with 1024. Under realistic traffic models, its dynamic reconfigurability provides up to ×6 lower latency while ensuring fairness.
Liste complète des métadonnées

Cited literature [22 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-01166859
Contributor : Alexandre Brière <>
Submitted on : Tuesday, June 23, 2015 - 2:27:33 PM
Last modification on : Tuesday, April 2, 2019 - 2:18:17 AM
Document(s) archivé(s) le : Tuesday, April 25, 2017 - 7:14:23 PM

File

Briere2015_GLSVLSI.pdf
Publisher files allowed on an open archive

Identifiers

Citation

Alexandre Brière, Eren Unlu, Julien Denoulet, Andrea Pinna, Bertrand Granado, et al.. A Dynamically Reconfigurable RF NoC for Many-Core. ACM Great Lakes Symposium on VLSI, May 2015, Pittsburgh, United States. pp.139-144, ⟨10.1145/2742060.2742082⟩. ⟨hal-01166859⟩

Share

Metrics

Record views

1941

Files downloads

381