Improved Method for Parallel AES-GCM Cores Using FPGAs

Abstract : This paper proposes an efficient method for implementing parallel AES-GCM cores using FPGAs. The proposed method improves the performance of the parallel architecture (Throughput/Slice). Presented architectures can be used for applications which require encryption and authentication with slow changing keys like Virtual Private Networks (VPNs). Our architectures were evaluated using Virtex5 FPGAs. It is shown that the performance of the presented parallel AES-GCM architecture outperforms the previously reported ones.
Keywords : FPGAs Parallel AES-GCM
Complete list of metadatas

Cited literature [8 references]  Display  Hide  Download

https://hal.sorbonne-universite.fr/hal-01160904
Contributor : Roselyne Chotin <>
Submitted on : Monday, June 8, 2015 - 11:56:23 AM
Last modification on : Thursday, March 21, 2019 - 2:17:12 PM
Long-term archiving on : Tuesday, April 25, 2017 - 4:08:57 AM

File

reconfig_2013.pdf
Files produced by the author(s)

Identifiers

Citation

Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, Habib Mehrez. Improved Method for Parallel AES-GCM Cores Using FPGAs. ReConFig 2013 - International Conference on Reconfigurable Computing and FPGAs, Dec 2013, Cancun, Mexico. pp.1-4, ⟨10.1109/ReConFig.2013.6732299⟩. ⟨hal-01160904⟩

Share

Metrics

Record views

258

Files downloads

1455