Architecture Level TSV Count Minimization Methodology for 3D Tree-based FPGA

Vinod Pangracious 1, * Habib Mehrez 1 Zied Marrakchi 2
* Corresponding author
1 CIAN - Circuits Intégrés Numériques et Analogiques
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : The CMOS technology scaling has greatly improved the overall performance and density of Field Programmable Gate Array (FPGA), nonetheless the performance gap between FPGA and ASIC has remain very wide mainly due the programming overhead of FPGA. Three-Dimensional (3D) integration is a promising technology to reduce wire lengths. Through Silicon Vias (TSV) provide electrical connectivity between multiple active device planes in 3D integrated Circuits (ICs). TSVs require a significant silicon area compared to planar interconnects and also bring critical challenges to design of 3D ICs. In this paper we propose an architectural level TSV count optimization solution to minimize the TSV count without compromising the chip performance. The experimental results shows we are able to minimize 40% of TSV count in 3D Tree-based FPGA.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-00873268
Contributor : Vinod Pangracious <>
Submitted on : Tuesday, October 15, 2013 - 1:52:53 PM
Last modification on : Thursday, March 21, 2019 - 2:32:16 PM
Long-term archiving on : Friday, April 7, 2017 - 11:08:55 AM

Identifiers

Citation

Vinod Pangracious, Habib Mehrez, Zied Marrakchi. Architecture Level TSV Count Minimization Methodology for 3D Tree-based FPGA. Cool Chips XVI, Apr 2013, Yokohama, Japan. pp.1-3, ⟨10.1109/CoolChips.2013.6547925⟩. ⟨hal-00873268⟩

Share

Metrics

Record views

671

Files downloads

758