Arithmetic Bit-level Verification using Network Flow Model

Maciej Ciesielski (1) , Walter Brown (1) , André Rossi (2)

1 UMass Amherst - University of Massachusetts [Amherst]
2 Lab-STICC_UBS_CACS_MOCS

The paper presents a new approach to functional, bit-level verification of arithmetic circuits. The circuit is modeled as a network of adders and basic Boolean gates, and the computation performed by the circuit is viewed as a flow of binary data through such a network. The verification problem is cast as a Network Flow problem and solved using symbolic term rewriting and simple algebraic techniques. Functional correctness is proved by showing that the symbolic flow computed at the primary inputs is equal to the flow computed at the primary outputs. Experimental results show a potential application of the method to certain classes of arithmetic circuits.

Domaines: Electronique

Maciej Ciesielski, Walter Brown, André Rossi. Arithmetic Bit-level Verification using Network Flow Model. Ninth Haifa Verification Conference, 2013, Haifa, Israel. pp.327-343, ⟨10.1007/978-3-319-03077-722⟩. ⟨hal-00871863⟩