An RLL-Constrained LDPC Coded Recording System Using Deliberate Flipping and Flipped-Bit Detection

H.F. Chou , Y.L. Ueng , M.C. Lin , Marc Fossorier (1)

1 ICI

In this paper, a low-density parity-check (LDPC) coded recording system is investigated, for which the run-length-limited (RLL) constraint is satisfied by deliberate flipping at the write side and by estimating the flipped bits at the read side. Two approaches are proposed for enhancing the error performance of such a system. The first approach is to alleviate the negative effect of incorrect estimation of the flipped bits by adjusting the soft information. The second approach is to increase the likelihood of the correct detection of flipped bits by designing a flipped-bit detection algorithm that utilizes both the RLL constraint and the parity-check constraint of the LDPC code. These two approaches can be combined to obtain significant improvement in performance over previously proposed methods.

H.F. Chou, Y.L. Ueng, M.C. Lin, Marc Fossorier. An RLL-Constrained LDPC Coded Recording System Using Deliberate Flipping and Flipped-Bit Detection. IEEE Transactions on Communications, 2012, 60 (12), pp.3587 - 3596. ⟨10.1109/TCOMM.2012.101712.110501⟩. ⟨hal-00865909⟩