Fast and accurate behavioural simulation of fractional-N frequency synthesizer for the optimization of the lock time - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Fast and accurate behavioural simulation of fractional-N frequency synthesizer for the optimization of the lock time

Résumé

Today, the current need consisting of implementing more and more complex systems imply the implementation of new methodologies to make the CAD product reliable in order to improve time to market, study costs, reusability and reliability of the design process. This paper proposes a high level design approach applied for the simulation and the optimization of fractional-N synthesizer acting as a direct GPSK modulator and designed for the UMTS standard application. It uses the hardware description language VHDL-AMS and a genetic algorithm to optimize the modulator with a considerably reduced CPU time.
Fichier non déposé

Dates et versions

hal-00816976 , version 1 (23-04-2013)

Identifiants

Citer

Salwa Sahnoun, Ahmed Fakhfakh, Nouri Masmoudi, Hervé Levi. Fast and accurate behavioural simulation of fractional-N frequency synthesizer for the optimization of the lock time. International Conference on Microelectronics (ICM 2011), Dec 2011, Hammamet, Tunisia. pp.1-6, ⟨10.1109/ICM.2011.6177380⟩. ⟨hal-00816976⟩
42 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More