Automatic Stress Effects Computation Based On A Layout Generation Tool For Analog IC

Abstract : This paper studies the matching and the stress effect problems that appear in deep submicron CMOS technologies. These effects significantly affect the electrical behavior of CMOS transistors. We propose a method to compute stress effect parameters resulting from different layout styles such as interdigitated and symmetrical styles. We apply this method to a transistor device and a differential pair device. We also quantify the errors due to transistor folding and stress effects in 65nm CMOS technology for different device layouts. The results show the effectiveness of the proposed method.
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-00749921
Contributor : Stephanie Youssef <>
Submitted on : Thursday, November 8, 2012 - 3:49:50 PM
Last modification on : Thursday, March 21, 2019 - 1:00:06 PM
Long-term archiving on : Saturday, February 9, 2013 - 3:49:58 AM

File

bmas2010_stephanie_youssef.pdf
Files produced by the author(s)

Identifiers

Citation

Stéphanie Youssef, Damien Dupuis, Ramy Iskander, Marie-Minerve Louërat. Automatic Stress Effects Computation Based On A Layout Generation Tool For Analog IC. 2010 IEEE International Behavioral Modeling and Simulation Conference (BMAS 2010), Sep 2010, San Jose, CA, United States. pp.7-12, ⟨10.1109/BMAS.2010.6156590⟩. ⟨hal-00749921⟩

Share

Metrics

Record views

290

Files downloads

328