Skip to Main content Skip to Navigation
Conference papers

Parallel TLM simulation of MPSoC on SMP workstations: Influence of communication locality

Abstract : Simulation speed is a key issue in virtual prototyping of Multi-Processors System on Chip (MPSoCs). SystemC TLM2.0 (Transaction Level Modeling) is now commonly used to accelerate the simulation. However, the standard SystemC simulation engine uses a centralized scheduler that is clearly a bottleneck to parallelize the simulation of architectures containing hundreds of processor cores, and involving hundreds of SC_THREADs to be scheduled. In this paper, we describe a general modeling strategy for shared memory MPSoCs and associated tools for the parallel TLM simulation of these architectures. The proposed approach is based on the Parallel Discrete Event Simulation principles, and our parallel version of the SystemC kernel (named SystemC-SMP) that can run advantageously on multiprocessor workstations. As the speedup obtained by parallel simulation depends on the communication pattern between the parallel tasks, we study the influence of various locality characteristics for the software application running on the simulated MPSoC.
Complete list of metadatas

Cited literature [9 references]  Display  Hide  Download
Contributor : Aline Vieira de Mello <>
Submitted on : Monday, November 5, 2012 - 11:41:40 AM
Last modification on : Thursday, March 21, 2019 - 1:03:59 PM
Long-term archiving on: : Wednesday, February 6, 2013 - 3:54:07 AM


Files produced by the author(s)



Isaac Maïa Pessoa, Aline Vieira de Mello, Alain Greiner, François Pêcheux. Parallel TLM simulation of MPSoC on SMP workstations: Influence of communication locality. ICM 2010 - 22nd International Conference on Microelectronics, Dec 2010, Cairo, Egypt. pp.359-362, ⟨10.1109/ICM.2010.5696160⟩. ⟨hal-00748266⟩



Record views


Files downloads