Skip to Main content Skip to Navigation
Conference papers

A shuffled iterative bit-interleaved coded modulation receiver for the DVB-T2 standard: Design, implementation and FPGA prototyping

Meng Li 1, 2 Charbel Abdel Nour 1, 2 Christophe Jego 3 Jianxiao Yang 1 Catherine Douillard 1, 2 
2 Lab-STICC_TB_CACS_IAS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance (UMR 3192)
Abstract : Rotated QAM constellations improve Bit-Interleaved Coded Modulation (BICM) performance over fading channels. Indeed, an increased diversity is obtained by coupling a constellation rotation with interleaving between the real and imaginary components of transmitted symbols either in time or frequency domain. Iterative processing at the receiver side can provide additional improvement in performance. In this paper, an efficient shuffled iterative receiver is investigated for the second generation of the terrestrial digital video broadcasting standard DVB-T2. Scheduling an efficient message passing algorithm with low latency between the demapper and the LDPC decoder represents the main contribution. The design and the FPGA prototyping of the resultant shuffled iterative BICM receiver are then described. Architecture complexity and measured performance validate the potential of iterative receiver as a practical and competitive solution for the DVB-T2 standard.
Document type :
Conference papers
Complete list of metadata

Cited literature [9 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00667672
Contributor : Christophe JEGO Connect in order to contact the contributor
Submitted on : Wednesday, February 8, 2012 - 10:33:07 AM
Last modification on : Monday, October 11, 2021 - 2:23:32 PM
Long-term archiving on: : Wednesday, December 14, 2016 - 5:20:58 AM

File

SIPS_2011_vf.pdf
Publisher files allowed on an open archive

Identifiers

Citation

Meng Li, Charbel Abdel Nour, Christophe Jego, Jianxiao Yang, Catherine Douillard. A shuffled iterative bit-interleaved coded modulation receiver for the DVB-T2 standard: Design, implementation and FPGA prototyping. Signal Processing Systems (SiPS), 2011 IEEE Workshop on, Oct 2011, Beirut, Lebanon. pp.55 -60, ⟨10.1109/SiPS.2011.6088949⟩. ⟨hal-00667672⟩

Share

Metrics

Record views

244

Files downloads

242