Skip to Main content Skip to Navigation
Conference papers

A 2GHz CMOS DCO with optimized architecture for high speed clocking

Complete list of metadatas

https://hal-supelec.archives-ouvertes.fr/hal-00631096
Contributor : Karine El Rassi <>
Submitted on : Tuesday, October 11, 2011 - 2:44:49 PM
Last modification on : Thursday, June 11, 2020 - 5:04:04 PM

Identifiers

  • HAL Id : hal-00631096, version 1

Citation

Eldar Zianbetov, Mohammad Javidan, François Anceau, Dimitri Galayko, Eric Colinet, et al.. A 2GHz CMOS DCO with optimized architecture for high speed clocking. International Symposium on Circuits and Systems (ISCAS'11), May 2011, Rio de Janeiro, Brazil. pp.2845-2848. ⟨hal-00631096⟩

Share

Metrics

Record views

334