Dataflow Programming Model For Reconfigurable Computing - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Dataflow Programming Model For Reconfigurable Computing

Résumé

This paper addresses the problem of image processing algorithms implementation onto dynamically and reconfigurable architectures. Today, these Systems-on-Chip (SoC), offer the possibility to implement several heterogeneous processing elements in a single chip. It means several processors, few hardware accelerators as well as communication mediums between all these components. Applications for this kind of platform are described with software threads, running on processors, and specific hardware accelerators, running on hardware partitions. This paper focuses on the complex problem of communication management between software and hardware actors for dataflow oriented processing, and proposes solutions to leverage this issue.
Fichier principal
Vignette du fichier
ETIS_ReCoSoC2011.pdf (705.53 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00623674 , version 1 (14-09-2011)

Identifiants

Citer

Laurent Gantel, Amel Khiar, Benoît Miramond, Mohamed El Amine Benkhelifa, Fabrice Lemonnier, et al.. Dataflow Programming Model For Reconfigurable Computing. 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Jun 2011, Montpellier, France. pp.1-8, ⟨10.1109/ReCoSoC.2011.5981505⟩. ⟨hal-00623674⟩
179 Consultations
327 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More