Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard

Abstract : Signal Space Diversity (SSD) has been lately adopted into the second generation of the terrestrial digital video broadcasting standard DVB-T2. In this paper, a bit-interleaved coded modulation receiver for the DVB-T2 standard is detailed. An LDPC decoder based on a vertical layered schedule is the main novelty of this work. It enables an efficient exchange of extrinsic information between the rotated demapper and the LDPC decoder if an iterative receiver is considered. The design and the FPGA prototyping of the resultant architecture are then described. Low architecture complexity and good performance represent the main features of the proposed receiver.
Document type :
Conference papers
Complete list of metadatas

Cited literature [12 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00538605
Contributor : Christophe Jego <>
Submitted on : Monday, November 22, 2010 - 10:43:52 PM
Last modification on : Thursday, October 17, 2019 - 12:36:43 PM
Long-term archiving on : Wednesday, February 23, 2011 - 3:33:00 AM

File

SIPS_2010_VF.pdf
Files produced by the author(s)

Identifiers

Citation

Meng Li, Charbel Abdel Nour, Christophe Jego, Catherine Douillard. Design and FPGA prototyping of a bit-interleaved coded modulation receiver for the DVB-T2 standard. Signal Processing Systems (SIPS), 2010 IEEE Workshop on, Oct 2010, San Francisco, United States. pp.162 -167, ⟨10.1109/SIPS.2010.5624781⟩. ⟨hal-00538605⟩

Share

Metrics

Record views

262

Files downloads

549