Delay Insensitivity Does Not Mean Slope Insensitivity!

F. Ouchet (1) , Katell Morin-Allory (1) , Laurent Fesquet (1)

1 TIMA - Techniques de l'Informatique et de la Microélectronique pour l'Architecture des systèmes intégrés

Asynchronous circuits are well known for their intrinsic robustness to process, voltage and temperature variations. Nevertheless, in some extreme cases, it appears that their robustness is not sufficient to guarantee a correct circuit behavior. This limitation, which is caused by an analog phenomenon, appears when the transition slopes in input of C-elements become very slow. This paper describes in details this phenomenon and studies the robustness of different C-element topologies. The simulations, which have been performed in 130, 65 and 45 nm CMOS technologies, show an overview of the C-element behavior in presence of these slow ramps. This gives a comprehensive understanding of the phenomenon and suggests an appropriate approach for choosing the well-suited C-element topology for everybody facing these difficulties.

Mots clés: asynchronous circuits

Domaines: Micro et nanotechnologies/Microélectronique

F. Ouchet, Katell Morin-Allory, Laurent Fesquet. Delay Insensitivity Does Not Mean Slope Insensitivity!. IEEE Symposium on Asynchronous Circuits and Systems (ASYNC'10), May 2010, Grenoble, France. pp.176 - 184, ⟨10.1109/ASYNC.2010.27⟩. ⟨hal-00492923⟩