Skip to Main content Skip to Navigation
Journal articles

A 10 000 fps CMOS Sensor With Massively Parallel Image Processing

Abstract : A high-speed analog VLSI image acquisition and preprocessing system has been designed and fabricated in a 0.35 standard CMOS process. The chip features a massively parallel architecture enabling the computation of programmable low-level image processing in each pixel. Extraction of spatial gradients and convolutions such as Sobel or Laplacian filters are implemented on the circuit. Measured results show that the proposed sensor successfully captures raw images up to 10 000 frames per second and runs low-level image processing at a frame rate of 2000 to 5000 frames per second.
Complete list of metadatas

Cited literature [38 references]  Display  Hide  Download
Contributor : Dominique Ginhac <>
Submitted on : Tuesday, May 11, 2010 - 1:27:49 PM
Last modification on : Friday, July 17, 2020 - 2:54:04 PM
Long-term archiving on: : Thursday, September 16, 2010 - 2:06:56 PM


Files produced by the author(s)



Jérôme Dubois, Dominique Ginhac, Michel Paindavoine, Barthélémy Heyrman. A 10 000 fps CMOS Sensor With Massively Parallel Image Processing. IEEE Journal of Solid-State Circuits, Institute of Electrical and Electronics Engineers, 2008, 43 (3), pp.706-717. ⟨10.1109/JSSC.2007.916618⟩. ⟨hal-00482751⟩



Record views


Files downloads