Experiments on Designing Low Power Decimation Filter for Multistandard Receiver on heterogeneous targets

Abstract : This work presents the results of different experiments conducted on a power-efficient decimation filter design in a wireless multi-standard receiver context. This paper evaluates the efficiency of some low-power solutions applied to the digital filtering domain. This evaluation was done for heterogeneous target devices and for both ASIC and FPGA technologies. With this work, the authors proof that identifying the best low-power solution is very dependent on technology and target device.
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-00389863
Contributor : Bertrand Le Gal <>
Submitted on : Friday, May 29, 2009 - 9:39:03 PM
Last modification on : Thursday, January 11, 2018 - 6:21:08 AM

Identifiers

  • HAL Id : hal-00389863, version 1

Citation

N. Khouja, Bertrand Le Gal, K. Grati, A. Ghazel. Experiments on Designing Low Power Decimation Filter for Multistandard Receiver on heterogeneous targets. 17th EURASIP European Conference on Signal Processing, Aug 2009, Glasgow, United Kingdom. pp.000. ⟨hal-00389863⟩

Share

Metrics

Record views

59