Skip to Main content Skip to Navigation
Conference papers

FPGA-based Architecture for Real-time Synaptic Plasticity Computation

Abstract : Synaptic plasticity provides the basis for most models of learning, memory and development in neural networks. The challenge for neuromorphic system designers is to find out efficient architectures to process accurately and speedily plasticity rules for a large number of synaptic connections. In this work, we propose a configurable architecture for real-time synaptic plasticity computation. Based on a dedicated plasticity processor, the architecture runs plasticity rules after a predefined configuration. As proof of concept, we implement on a commercial FPGA a biologically inspired form of spike timing-dependent plasticity (STDP) with complex time dependencies between pairs of pre- and post-synaptic spikes. Experimental results evaluate computation accuracy and speed as well as the number of synaptic connections we can process.
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-00320751
Contributor : Sylvain Saighi <>
Submitted on : Thursday, September 11, 2008 - 3:50:51 PM
Last modification on : Thursday, January 11, 2018 - 6:21:06 AM

Identifiers

  • HAL Id : hal-00320751, version 1

Citation

B. Belhadj, J. Tomas, O. Malot, G. N'Kaoua, Y. Bornat, et al.. FPGA-based Architecture for Real-time Synaptic Plasticity Computation. International Conference on Electronics, Circuits and Systems, (ICECS'08), Aug 2008, Malte, Malta. pp.93-96. ⟨hal-00320751⟩

Share

Metrics

Record views

141