SystemC/TLM Semantics for Heterogeneous System-on-Chip Validation

Abstract : SystemC has become a de facto standard for the system-level description of systems-on-a-chip. SystemC/TLM is a library dedicated to transaction level modeling. It allows to define a virtual prototype of a hardware platform, on which the embedded software can be tested. Applying formal validation techniques to SystemC descriptions of SoCs requires that the semantics of the language be formalized. The model of time and concurrency underlying the SystemC definition is intermediate between pure synchrony and pure asynchrony. We list the available solutions for the semantics of SystemC/TLM, and explain how to connect SystemC to existing formal validation tools.
Document type :
Conference papers
IEEE. 2008 Joint IEEE-NEWCAS and TAISA Conference, Jun 2008, Montréal, Canada. 2008
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-00311011
Contributor : Matthieu Moy <>
Submitted on : Tuesday, August 12, 2008 - 1:04:54 PM
Last modification on : Wednesday, May 24, 2017 - 1:10:16 AM
Document(s) archivé(s) le : Friday, October 5, 2012 - 11:42:43 AM

File

paper.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00311011, version 1

Collections

Citation

Florence Maraninchi, Matthieu Moy, Jérôme Cornet, Laurent Maillet-Contoz, Claude Helmstetter, et al.. SystemC/TLM Semantics for Heterogeneous System-on-Chip Validation. IEEE. 2008 Joint IEEE-NEWCAS and TAISA Conference, Jun 2008, Montréal, Canada. 2008. <hal-00311011>

Share

Metrics

Record views

765

Document downloads

256