Low power implementation of decimation filter for multistandard receiver

Abstract : This work deals with low-power design of a decimation filter used in a wireless multi-standard receiver. We propose a solution that reduces the dynamic power consumption by reducing the filtering activity. This solution uses the clock-gating technique on parallel filters combined with appropriate clock distribution. We optimize the arithmetic operators to save area with the power consumption and increase the operating frequency. The new design saves about thirty percent of consumed power compared to a solution using only the clock-gating technique.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-00288655
Contributor : Bertrand Le Gal <>
Submitted on : Tuesday, June 17, 2008 - 10:54:11 PM
Last modification on : Thursday, January 11, 2018 - 6:21:07 AM

Identifiers

  • HAL Id : hal-00288655, version 1

Citation

N. Khouja, K. Grati, A. Ghazel, Bertrand Le Gal. Low power implementation of decimation filter for multistandard receiver. IEEE Design and Technology of Integrated Systems (DTIS'08), Mar 2008, Tozeur, Tunisia. pp.00. ⟨hal-00288655⟩

Share

Metrics

Record views

87