Scaling Rules for MOS Analog Design Reuse

Abstract : In this paper we propose a methodology for analog design reuse during technology scaling. This method is based on resizing rules resulting in the application of a MOS transistor model. The aims of this scaling are the conservation of the performances of the original circuit and the reduction of power consumption and area. This resizing methodology has been applied on different analog circuits. The original circuit has been designed in 0.8 μm AMS technology with a supply voltage of 5 V and then scaled in 0.35 μm AMS technology with a 3.3 V supply voltage. Finally, the methodology is validated by simulation results.
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-00181379
Contributor : Sylvain Saighi <>
Submitted on : Tuesday, October 23, 2007 - 3:58:36 PM
Last modification on : Thursday, January 11, 2018 - 6:21:07 AM

Identifiers

  • HAL Id : hal-00181379, version 1

Citation

Timothée Levi, N. Lewis, J. Tomas, P. Fouillat. Scaling Rules for MOS Analog Design Reuse. Mixed Design of Integrated Circuits and Systems MIXDES 2006, Jun 2006, Gdynia, Poland. pp.378-382. ⟨hal-00181379⟩

Share

Metrics

Record views

96