High Efficiency Protection Solution for Off-Chip Memory in Embedded Systems

Abstract : This paper proposes a complete hardware solution for embedded systems that fully protects off-chip memory. Our security core is based on one-time pad (OTP) encryption and a CRC32 integrity check module. These modules safeguard external memories for embedded processors against a series of well-known attacks, including replay attacks, spoofing attacks and relocation attacks. The implementation limits memory space overhead to about 18.75% and reduces memory latency from 14 cycles for a alternate approach to 3 clock cycles. A FPGA-based implementation of the security core has been completed to gauge the security overhead and to compare our approach with existing solutions.
Complete list of metadatas

Cited literature [10 references]  Display  Hide  Download

Contributor : Romain Vaslin <>
Submitted on : Friday, June 8, 2007 - 1:31:03 PM
Last modification on : Tuesday, August 6, 2019 - 11:38:23 AM
Long-term archiving on : Thursday, April 8, 2010 - 7:18:31 PM


Files produced by the author(s)


  • HAL Id : hal-00153120, version 1


Romain Vaslin, Guy Gogniat, Jean-Philippe Diguet, Russell Tessier, Wayne Burleson. High Efficiency Protection Solution for Off-Chip Memory in Embedded Systems. international conference on engineering of reconfigurable systems & algorithms, Jun 2007, Las Vegas, United States. pp.117. ⟨hal-00153120⟩



Record views


Files downloads