Logic synthesis for automatic layout - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 1992

Logic synthesis for automatic layout

Résumé

The author present an attempt to automate the design of complex modules using a synthesis tool. They aim at generating automatically and directly the layout of a module using complex MOS cells from a behavioural specification. The re-design of the library elements for a new technology would then be replaced by only some changes in the technology files. The two main steps presented in this paper are the decomposition of the initial netlist into complex MOS cells with adequate characteristics and the layout generation for the complex cells.
Fichier non déposé

Dates et versions

hal-00015230 , version 1 (05-12-2005)

Identifiants

Citer

P. Abouzeid, Régis Leveugle, G. Saucier, R. Jamier. Logic synthesis for automatic layout. Proceedings.-Euro-ASIC-'92-Cat.-No.92TH0442-4., 1992, Paris, France. pp.146-51, ⟨10.1109/EUASIC.1992.228033⟩. ⟨hal-00015230⟩

Collections

UGA CNRS TIMA
75 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More